



ROADSHOW

Research Fab Microelectronics Germany (FMD)

A cooperation of 13 Fraunhofer institutes and the Leibniz institutes FBH and IHP

Profile and Specifics

Research Fab Microelectronics Germany (FMD)




13 Fraunhofer and
2 Leibniz institutes

> **5,400*** employees,
including > **2,900*** scientists



First patent applications: **191**
Active patent families: **2986**



19,500 m²
cleanroom space
ISO9001 certification
1 MES over 10 institutes

> **2,200 tools/equipment**
in **13 cleanrooms**



€ 2.2 bn

Assets/Investment

€ 673 m

Budget/a



€ 272 m


Industry projects



Applied research with solid foundation in academic
research/education and technology transfer as a mission



Project oriented funding model
with small share of basic funding



Research on heterogeneous systems integration and advanced
packaging on EU level for technological sovereignty within the
EU Chips Act



Strong link to applications / industry



Distributed structure as group of institutes



Special commitment to green ICT, quantum and neuromorphic
computing, chip design, heterogeneous systems integration and
trusted electronics



Young talent development

*Number of employees incl. AISEC and IMWS. Given figures relate to 2023.

Research Fab Microelectronics Germany (FMD)

Cooperation between 13 Fraunhofer and 2 Leibniz institutes

Fraunhofer Institute for


- Applied Solid State Physics [IAF](#)
- Applied and Integrated Security [AISEC](#)
- Electronic Nano Systems [ENAS](#)
- High Frequency Physics and Radar Techniques [FHR](#)
- Integrated Circuits [IIS](#)
- Integrated Systems and Device Technology [IISB](#)
- Microelectronics Circuits and Systems [IMS](#)
- Microstructure of Materials and Systems [IMWS](#)
- Electronic Microsystems and Solid State Technologies [EMFT](#)
- Telecommunications, Heinrich-Hertz-Institut [HHI](#)
- Photonic Microsystems [IPMS](#)
- Silicon Technology [ISIT](#)
- Reliability and Microintegration [IZM](#)

Leibniz Institutes

- Ferdinand-Braun-Institut gGmbH, Leibniz-Institut fuer Hoechstfrequenztechnik [FBH](#)
- Leibniz-Institute for High Performance Microelectronics [IHP GmbH](#)



FMD Cleanrooms and Technology Platforms all over Germany



Technology Platforms

Research Fab Microelectronics Germany

1

Sensor Systems

Sensor design, fabrication, integration, characterization, and testing within systems

2

Microwave and Terahertz

Cutting-edge devices and circuits for frequencies up to and including the THz range

3

MEMS Actuators

Design and fabrication, as well as characterization, testing and system integration of MEMS actuators

4

Extended CMOS

Design, fabrication and system integration of CMOS circuits

5

Power Electronics

Design and fabrication of power electronic devices, including integration in modules and systems

6

Optoelectronic Systems

Fully integrated optoelectronic systems for image acquisition and processing, and communication up to Tbit/s speed

7

Chip- und Chiplet-Design

Design of computer chips in which either a single integrated circuit (chip) is developed or several small, independent chips (chiplets) are integrated into a system in order to optimise performance, efficiency and functionality

8

Multi Project Technologies (MPT)

Product prototyping / IP verification / Design libraries / Device characterization / Low volume manufacturing / "Proof of concept" / Experiments with new circuits / First Silicon verification



Peak Performance in Heterogeneous Integration

Pilot Line for Advanced Packaging and Heterogeneous Integration for Electronic Components and Systems (APECS)

Research Fab Microelectronics Germany (FMD)

Coordinated by



Implemented by



Pilot Line Project Partners



Co-funded by



Co-funded by
the European Union

With funding from the:




APECS is co-funded by the Chips Joint Undertaking and national funding authorities of Austria, Belgium, Finland, France, Germany, Greece, Portugal, Spain, through the Chips for Europe Initiative.



APECS Work Flow

Connecting design, technology and testing



Access via One-Stop-Shop

Technological Background

Complexity of Advanced Heterogeneous System Integration




Image: Illustration of possibilities and the complexity of advanced heterogeneous system integration and advanced packaging. © Fraunhofer IZM

Demonstrators of the APECS pilot line

Demo 3: Photonic Integration

Target


- Novel back-end-of-line interface technologies for photonic chips based on InP
- Ultra-high speed InP transmitter chiplets for optical interconnects

Innovations

- High speed InP chiplets as arrays allowing for e.g. 800Gb/s data transmission
- Integrated electrical and optical interfaces between EML chiplet, driver chiplet, interposer chip and optical fiber connections

Impact

- Quasi-monolithic integration of InP chiplets with additional components such as waveguides, resonators, couplers and gratings



Thanks for Your Attention

Contact

Dr. Vanessa Zamora

Senior Expert Photonic Integration

vanessa.zamora@mikroelektronik.fraunhofer.de

Felix Mohn

Manager Business Development

felix.mohn@mikroelektronik.fraunhofer.de



APECS Business Office

c/o Research Fab Microelectronics Germany

Anna-Louisa-Karsch-Str. 2


10178 Berlin (Germany)



www.apecs.eu



info@apecs.eu



Fraunhofer Institute for Reliability
and Microintegration IZM


Fraunhofer IZM – Julian Schwietering

2025-12-10

APECS – Photonic Packaging at IZM

Hetero-Integration Technologies and Advanced Packaging

Bringing microelectronics into application



OIT – Optical Interconnection Technologies

The group includes three teams


Heads: Dr. Henning Schröder & Julian Schwietering

Industrial Relations Manager: Dr. Gunnar Böttger

PSA

Photonic System Assembly


Dr. Wojciech Lewoczko-Adamczyk



FOIS

Fiber Optical Interconnects & Sensors


Dr. Wojciech Lewoczko-Adamczyk



EOCB

Electrical Optical Circuit Board

Julian Schwietering



In 2003 we
named it:


Electrical

-

Optical

-

Circuit Board



METALLIZATION



WAVEGUIDES



GLASS

How we should
have named it



pgcs

One important property of future photonic glass core substrates is:

Optical transparency



Waveguides



Optical Waveguides in Glass – Fabrication methods

Two methods are available at IZM to integrate waveguides into glass.

fs-Laser writing of waveguides

- direct writing of waveguides
- flexible 3D process

Machine at Fraunhofer IZM




© LightFab

Ion exchange

- lithography based multi batch process to create waveguides
- much more robust process


Process chain at Fraunhofer IZM

&




Optical Waveguides in Glass – Ion Exchange

The process for waveguide creation is equal to a process with a big impact on our everyday lives: chemical strengthening



Optical Waveguides in Glass – Ion Exchange


Silver ions increase the refractive index



Optical Waveguides in Glass – Ion Exchange

The diffusion through a mask creates surface waveguides

1) Ion exchange




Optical Waveguides in Glass – Ion Exchange

Burying the waveguides can be achieved with a second ion exchange.

- Sodium
- Silver
- Oxygen
- Silicon
- Aluminum


2) Reverse ion exchange to bury the waveguides



Waveguides


@ IZM

- $\alpha < 0.1 \text{ dB/cm}$
@ 533 - 1550nm
- Single mode & multi mode
- Low coupling loss to fibers




Optical waveguides in glass enable photonic GCS completely created at IZM

Fiber-Board-Coupling



Gluing, Welding

Waveguides



Ion Exchange

PWB




Photonic Wire Bonds

Chip Assembly




Glass Structuring




In addition:

- Testing: waveguides & electrical circuits, mechanics
- Inspection: AOI, REM, FIB, ...
- Layer deposition: Lamination, PVD, CVD
- Etching: KOH, Plasma, molten salts,

Glass Cutting



Blade, Wheel, CO2-Laser






Cleaning, Sputtering, Coating, LDI, Plating & Etching

Printed 3D optical interconnections


Two-photon polymerization (2PP) printing

- Hybrid integration of different PICs
- Various 3D shapes to adjust the mode field diameter from 2λ to $10\mu\text{m}$
- Sample positioning resolution of $< 20\text{ nm}$
- Positioning accuracy (laser structuring) of $\leq 50\text{ nm}$
- Scalability and reproducibility Suitable for processing $10''$ wafers
- Writing field of $390\mu\text{m} \times 340\mu\text{m}$



Glass Panel Technology Group

Fraunhofer IZM is the coordinator



**GLASS PANEL
TECHNOLOGY GROUP**



More members will join in the next weeks!

Please feel free to contact us, if you are interested in joining.

Contact

Julian Schwietering
Group Leader for Optical Interconnection Technology (OIT)
julian.schwietering@izm.fraunhofer.de

Fraunhofer IZM Berlin

Gustav-Meyer-Allee 25
13355 Berlin
Germany
+49 30 46403-100

Fraunhofer IZM-ASSID

Ringstraße 12
01468 Dresden-Moritzburg
Germany
+49 351 795572-12

Fraunhofer IZM Außenstelle Cottbus

Karl-Marx-Straße 69
03044 Cottbus
Germany
+49 355 383 770-12

www.izm.fraunhofer.de



Fraunhofer Institute for Reliability
and Microintegration IZM



Fraunhofer Institute for Reliability
and Microintegration IZM

Thank you for your attention



**Co-funded by
the European Union**

Co-funded by the European Union. Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European Union or the Chips Joint Undertaking. Neither the European Union nor the granting authority can be held responsible for them.

Photonics Systems for Massive Communications – CPO, Towards Photonics Chipllets

Bogdan Sirbu

Gr. Photonic & Plasmonic Systems

Dept. Wafer Level System Integration


Fraunhofer Institute for Reliability and Microintegration (IZM), Berlin

FMD visit to Nijmegen – Enschede

Wed.-Thur., 10-11 December 2025

Disclaimer: The information, documentation and figures available in this presentation do not necessarily reflect the view of the European Commission. The information in this document is provided “as is”, and no guarantee or warranty is given that the information is fit for any particular purpose. The reader uses the information at his/her sole risk and liability.



Fraunhofer IZM – from Wafer- and Panel-Level System Integration



CMOS Feature Sizes 5 nm ... >100 nm



WLP Feature Sizes 0.75 μ m ... >10 μ m



PLP Feature Sizes < 5 μ m ... 100 μ m

Wafer Level Packaging (WLP)

Based on thin film materials & equipment **Technology**

100mm ... up to 300 mm

CMOS – III / V - WBG wafers

2.5D / 3D integrated systems or system components

Format

Input

Output


Panel Level Packaging (PLP)

Based on PCB materials & equipment

up to 610 x 456 mm²

CMOS - III / V - WBG dies (w/ bumping)

Packaged / embedded modules



Fraunhofer IZM – Department WLSI

Infrastructure & Process Capabilities

ISO 9001-certified process lines at two locations (Berlin & Dresden) for process development, material and equipment evaluation as well as R&D and industrial services on automated and semi-automated production equipment

Berlin: Vast variety of materials, processes and wafer materials / sizes suited for R&D prototyping and small volume manufacturing

Dresden: Industry-compatible process line for 200 / 300mm Si and glass wafers and prototyping for small to medium volume manufacturing

Berlin



Dresden




Fraunhofer IZM (Berlin)



1000 m² clean room area (ISO 4-6)
Wafer sizes: 100, 150, 200 mm (partially 300 mm)



Fraunhofer IZM-ASSID (Dresden)



900 m² clean room area (ISO 4-6)
Wafer sizes: 200, 300 mm

Heterogeneous Integration on Wafer Level




Research Focus @ WLSI Berlin






- **Advanced interconnect** solutions for optoelectronics, RF and MEMS packaging and power interconnects (Cu/Sn(Ag), Cu/Sn, Ni/Au, Au, AuSn, nano-porous Au (NPG), In, InSn)
- Temporary/Permanent **wafer bonding** (adhesive, solder, anodic, direct)
- High density **flip-chip assembly** (D2D, D2W)
- **2.5D / 3D integration** (WL SiP, CSP)
- **Silicon interposer** with high density, multi-layer RDL with application specific TSV integration (via middle, via last, back side TSV) and **Glass interposer** with high density, multi-layer RDL and TGV
- **Fan-In and Fan-Out wafer level packaging** (RDL first/last, multi chip (Si, GaN, SiC, ...)) with high density RDL first/last
- **Detector module** flip-chip interconnects and assembly
- Wafer level **MEMS packaging** and prototyping of MEMS sensors
- Development of **opto-electronic systems** (design, hybrid integration, characterization)

Pitch / Material Progression to Ultra-Fine Pitch

Bumping and Assembly Technology



Interface	Bonding Method / Interconnect	Material
Solder	Reflow Soldering, Self-Alignment	SAC, SnAg, AuSn
Solder	TC Bonding: Cu-Pillar/Sn, PAUF	Cu-Pillar/Sn
IMC	Transient Liquid Phase Bonding („SLID“)	Cu/Sn, Au/Sn
IMC	Solder Diffusion Bonding (solid/solid)	Cu/Sn, Ni/In, Ag/In
Metal	Metal TC Bonding (solid/solid)	Cu-Cu, Au-Au, In-In
Metal	Nanoporous Gold (NPG)	NPG
Dielectric/Metal	Hybrid Bonding	Cu/SiO ₂ , NPG/Polymer
Bump Pitch, µm	1 3 5 7 10 20 30 50 70 100	




Interposer and Embedding Substrates



MATERIAL SELECTION

- Process ecosystem: via generation (etching, laser), passivation (CVD, polymer), electro-plating, temporary carrier bonding, wafer thinning, wafer bonding
- Applied material compliments / enables functionality or robustness for specific applications (co-design)


Silicon





Epoxy Molding Compound




Multi Project



MEMS-Package






RF-Package






IoT-Package

Glass




Photonics System Integration



■ Photonic Interconnects for Data Centers

- High data rate communication using Photonic IC (PIC)
- Drivers in Industry: next generation computing - cloud, edge, node HPC
- Electrical and optical integration on silicon photonic interposer and PIC
- Optical off-chip interconnection for chip-to-chip communication: low-latency, high-bandwidth, high density, low power
- Massive switching beyond 400 Gb/s with new developed serializer/deserializer (SerDes) circuits and optical links

Photonics Value Chain addressed at Photonic and Plasmonics System (PPS)




From Waveguides to PIC-Architectures


Fraunhofer IZM Design and Characterization expertise 1/2

System Level / Architecture Design

- Use case centric
- Application feasibility
- Overall system key performance indicators evaluation (power budget, latency, BERT, SNR, SFDR...)





4 ch DWDM OFDM Analog Radio over Fiber system



PIC Design

- Technology agnostic (Si Ph, SiNx, InP, SiC, polymer, glass, free-space)
- Multi platform integrated layout generation
- Building block optimization
- Customization of optical specs to meet performance criteria
- Optimization of source to chip and interlayer coupling schemes
- Simulation and design of optical-wireless communication links



From Waveguides to PIC-Architectures



Fraunhofer IZM Design and Characterization expertise 2/2

Package Design

- Assembly process flow definition
- Thermo-mechanical constraints evaluation
- Thermal management implementation on the package
- Signal integrity analysis, crosstalk evaluation between channels
- Power integrity of the package
- HF transmission line design and optimisation
- Routing
- Interfaces design (optical, RF, electrical, interconnects)
- Cost analysis, feasibility study

Benchmarking & Characterization



- Photonic integrated circuit performance evaluation (loss, power consumption, bandwidth, jitter, static, dynamic, ...)
- Benchmarking of Data Centre Interconnects
- System performance evaluation (power budget, latency, BERT, SNR, SFDR...)
- High frequency characterisation of materials, components, and subsystems (up to 300GHz)
- Microwave photonics testbed



ADOPTION

Project Ambition




- Create a European ecosystem/value chain around CPO from chip fabrication, to advanced assembly, system integration and the deployment by cloud computing operators.
- Low power (3pJ/bit), low cost (<0.5€/Gbps) switching solutions for intra-data centre networks targeting beyond 204.8Tb/s switches and an increased switch radix.
- Advanced packaging and high-efficiency fiber coupling
- All-optical circuit switches with ns-switching time
- Contribute results to standardization – training – synergies with other EU consortia



ADOPTION

Next Generation: 204.8Tb/s switches for AI data center

- Silicon interposer 32ch PIC 112Gb/s/ch
- Create a European **ecosystem**/value chain around **CPO** from chip fabrication, to advanced assembly, **system integration** and the deployment by cloud computing operators.
- Low power (**3pJ/bit**), low cost (**<0.5€/Gb/s**) switching solutions for intra-data center networks targeting beyond **204.8Tb/s** switches and an increased switch radix.





Fraunhofer
IZM

Photonic & Plasmonic Systems

ENGINEERING PHOTONIC SOLUTIONS

THROUGH CUTTING EDGE RESEARCH

INNOVATING TOMORROW'S PRODUCTS

Contact

Dr.-Ing. Bogdan Sirbu

Fraunhofer Institute for Reliability and
Microintegration (IZM)

Dept. Wafer Level Integration (WLSI)

Gustav-Meyer-Allee 25, 13355 Berlin, DE

Phone: +49 30 46403-770

marian.bogdan.sirbu@izm.fraunhofer.de



Leibniz Institute
for high
performance
microelectronics

SiGe Photonics IHP opto-electronic RF technologies

Lars Zimmermann

APECS/FMD Workshop

Nijmegen | December 10, 2025

Intro / background



innovations
for high
performance
microelectronics



Fak. IV, FG Silizium-Photonik, TU Berlin
Group: Si Photonics, IHP, Technology Department




IHP is a research foundry

- Cleanroom area
 - 1500m² class 1 for 100wspw
- Technology & operation
 - RF SiGe BiCMOS @ 24/7 mode
- Technology level
 - 200mm @ 0.25μm & 0.13μm

**Silicon photonic + electronic
technologies in MPW + low volume**


SiGe HBT and BiCMOS | Evolution at IHP




Monolithic – SG25H5EPIC – EPIC




Integrated optics



Reception




Modulation



High-speed analog




- planar technology
- enabling **ePICs** = electronic photonic integrated circuits
- $\lambda = 1200 - 1600\text{nm}$



60 GHz Bandwidth
Germanium Photo Diode


220 GHz f_T SiGe NPN
290 GHz f_{max}



64 Gbaud coherent receiver EPIC


64 up to ~ 80Gbaud

*Chip-to-wafer & W2W integration towards **Quasi-Monolithic-Integration***




Aluminum-aluminum stacked receiver


PIC - design



EIC - design





after bonding ...



Anna Peczek et al., 132 GBaud PAM4 IM/DD Silicon Receiver Subassembly
Realized by Stacking Technology, IEEE JLT, 2025

Stacked assembly characterisation

- OE response measured for different gain at 1310 nm





Anna Peczek et al., 132 GBaud PAM4 IM/DD Silicon Receiver Subassembly
Realized by Stacking Technology, IEEE JLT, 2025


Power consumption: 385 mW

SiGe fin platform


D.Steckler et al., Monolithic electro-optic platform on silicon with bandwidth of 100 GHz and beyond,
Nat Commun 16, 10789 (2025)
<https://doi.org/10.1038/s41467-025-66566-2>



SiGe only measurement



$V_{pp}=2.4V$




Next Generation of SiGe-Photonics at IHP




- Adaptation of SG13G3 SiGe HBT module into advanced ePIC technology


Ge-Fin photodiode



SG13G3 SiGe HBT



SiGe HBT performance
(development goals)



- H7ePIC and H7PIC with double Ge PD bandwidth > 100 GHz
- H7ePIC with double f_T
- First MPW in Nov 2025



Thank you for your attention!


IHP – Leibniz-Institut for High Performance Microelectronics

Im Technologiepark 25

15236 Frankfurt (Oder)

Tel.: +49 (0) 335 5625 407

E-Mail: izimmermann@ihp-microelectronics.com



Customizable 200 mm Wafer-Scale Post-CMOS Photonics Platform

Aleksandar Nesic

Fraunhofer IMS, Duisburg



Fraunhofer Institute for Micro-electronic Circuits and Systems IMS

UNIVERSITÄT
DUISBURG
ESSEN

Offen im Denken

Fraunhofer IMS, Duisburg

At a glance

Fraunhofer Institute for Microelectronic Circuits and Systems (IMS)

Duisburg, North Rhine-Westphalia

175+ employees, 30 M€ budget, founded 1984/85,

Director: Prof. Dr. rer. nat. Anton Grabmaier

Part of the Fraunhofer Society (die Fraunhofer-Gesellschaft)


Non-profit organization

76 institutes, 30.000+ employees, 2.9 B€ budget

Part of Fraunhofer Group for Microelectronics

11 institutes + 2 Leibniz institutes

coordinated from Berlin



Fraunhofer IMS Technology Department

Research areas and groups

Semiconductor Integration Technology (SIT)




Detector Technologies

- CCD
- Single Photon Avalanche Diodes
- Bolometer / IR detectors

Pressure sensors

Post-CMOS wafer scale integration technologies

Photonic Integrated Circuits (PIC)



Waveguides


- Silicon nitride
- Aluminium nitride

Modulators

Nonlinear Devices

- Quantum photonics

Biomedical Nanosensors (BMS)



Carbon Nanotubes Biosensors

Biosensing for medical and environment diagnostics

Nanostructured Sensor Materials (NSM)



Material development for optical sensors and photonic devices

Functional materials for optoelectronics, novel compute

200 mm post-CMOS Photonic Platform

Our experience and infrastructure



1,900 m² ISO 4 and 400 m² ISO 6 cleanroom

ISO 9001 certified fabrication

Prototyping **from low-volume R&D** (<25 wafers) **to pre-series manufacturing** (~1000 wafers/year)



Open interfaces for integration

- Novel materials (2D, electro-optics, bio, ...)
- Application specific components (microoptics, microfluidics, ...)
- Chiplet and heterogeneous integration




In-house experience on **microelectronics + MEMS + PIC**

Long-standing experience in **post-CMOS integration**

Flexible design rules for application specific solutions

200 mm post-CMOS Photonic Platform

Supporting you from idea to pilot fabrication




200 mm post-CMOS Photonic Platform

Post-CMOS Integration


- **CMOS compatible photonics:** high bandwidth, compatibility with existing fabrication processes
- **CMOS microelectronics:** high integration density, low cost
- **Post-CMOS Photonics:** combining the CMOS compatible photonics with CMOS microelectronics.
- **Various application are possible, i.e., communication, sensing, imaging, computing.**

[1]

Foundry




Planarization



Post CMOS Integration



Microscope image: Ring resonator integrated onto CMOS circuitry



Photonic layers (colored & white) and CMOS chip (grey)

[2] A. L. Schall-Giesecke. „Post-CMOS Photonic Integration“ Optics & Photonics News 6 (2025).


Post-CMOS Integration

Planarization


Chemical-Mechanical Polishing (CMP)

- Wafer-Scale
- Standard CMOS process
- CMP is used to
 - Flatten (CMOS) substrate (top SiO_2 layer) to allow for deposition of photonic layers
 - Make a flat interface on top of photonic layer for integration of:
 - Additional waveguide layers
 - Metal heaters/reflectors
 - 2D materials (e.g., graphene)
 - Atomic layer deposition of active materials
 - Polymer waveguides

Back end of line CMOS Planarization



Waveguide Planarization



Technology Development

Waveguide Materials

Si_3N_4

Silicon nitride is a key material in integrated photonics.

LPCVD


- ✓ Ultra-low propagation loss
- ✗ High film stress
- ✗ Not post-CMOS-compatible

PECVD

- Low propagation loss
- ✓ Low film stress
- ✓ post-CMOS-compatible

Sputtering

- ✓ post-CMOS-compatible



Ta_2O_5


Tantalum pentoxide is an emerging material in integrated photonics.

ALD

- Low propagation loss
- ✓ Precise thickness control
- ✓ post-CMOS-compatible

CVD

- ✓ post-CMOS-compatible



AlN


Aluminum nitride is a wide-bandgap material commonly used for ultraviolet to mid-infrared photonics.

Sputtering

- Low propagation loss
- ✓ high electro-optical coefficient
- ✓ post-CMOS-compatible

ALD

- ✓ post-CMOS-compatible



Waveguide and Material Types


[2]

High temperature


Post-CMOS for
IR wavelengths

Post-CMOS for
Visible wavelengths


Post-CMOS for
thin waveguides




$h = 0\text{-}360\text{ nm}$



$h = 0\text{-}800\text{ nm}$



$h = 0\text{-}800\text{ nm}$





$h = 0\text{-}200\text{ nm}$

Material optimized for
visible wavelength range

[2] Westhues *et al.* "Highly flexible dielectric platform for post-CMOS photonics," European Conference on Integrated Optics (ECIO) 2024, Aachen

Semi-automated characterization setup for up to 200 mm wafers

- Optical and electro-optical characterization setup
- At $\lambda = 400$ nm, 630 nm, 785 nm, tunable laser 1490-1640 nm, supercontinuum laser from 400-1900 nm
- Significant upgrade of characterization equipment in 2026 and 2027 within APECS.



[2] Westhues *et al.* "Highly flexible dielectric platform for post-CMOS photonics," European Conference on Integrated Optics (ECIO) 2024, Aachen

Contact:

Dr. Aleksandar Nesic

aleksandar.nesic@ims.fraunhofer.de

Fraunhofer-Institute

For Microelectronic Circuits and Systems (IMS)

Finkenstraße 61

47057 Duisburg / Germany

